Senior FPGA Design Engineer

1 week ago, be among the first 25 applicants.

Get AI-powered advice on this job and enjoy more exclusive features.

Welcome to Codasip

At Codasip , we are redefining what’s possible in semiconductor design. As one of the most innovative processor solutions companies, we develop high-performance, energy-efficient CPU cores and cutting-edge proprietary tools that enable full customization—all built around the open RISC-V architecture.

Our Custom Compute approach empowers developers to differentiate at the processor level. Using our unique architecture description language (CodAL ) and our powerful processor design automation tool (Codasip Studio ), we help leading technology companies build smarter, faster, and more efficient systems-on-chip.

Founded in 2014, Codasip has grown into a global community with IP engineering teams in Brno, Cambridge, Bristol, Munich, Villeneuve-Loubet, Barcelona, Thessaloniki, Heraklion, and Athens . Our customer-facing teams are based across Europe, the USA, Japan, Korea, and China —ensuring we are always close to our partners.

We’re privately held, supported by substantial EU innovation grants, and already powering billions of devices worldwide .

The Role

We\’re looking for a Senior FPGA and Design Engineer to join our team and help realize a whole new paradigm in semiconductors and microprocessor design. This wide-ranging role involves designing digital IP, integrating IP into system-level platforms, and developing new platforms that incorporate our customized RISC-V cores.

You will work across domains including security and AI/ML acceleration, CPU core customization, and the creation of subsystems mapped to FPGA platforms.

Our team is a multidisciplinary group of experts in architecture, hardware, software, and testing, housed within Codasip Labs —the innovation hub of Codasip. We evaluate new technologies with commercial potential and evolve them into product-ready solutions. Part of this journey involves building proof-of-concept FPGA platforms and demonstrators.

This role requires flexibility, lateral thinking, and a proactive mindset.

What will you do?

1. RTL design for hardware blocks on FPGA platforms
2. Integrate and adapt components into FPGA platforms for application-specific use
3. Contribute to the design and development of RISC-V-based FPGA platforms
4. Collaborate closely with verification, validation, and embedded software engineers

Requirements

You\’ll need:

• Strong experience in RTL design using VHDL, Verilog, or SystemVerilog
• Hands-on experience with Xilinx/AMD FPGA development flows using Vivado
• Familiarity with FPGA boards and physical test equipment
• Competence in version control tools (preferably Git)
• Solid technical communication skills
• A self-starting, collaborative attitude

Bonus if you have:

• Embedded software skills (C/C++)
• Experience working with RISC-V processors
• Cryptographic/security accelerator development experience
• Curiosity and commitment to continuous learning
• Prior customer-facing or demo-building experience

Benefits

What’s in it for you? Join a flexible, open, and supportive team of curious engineers working on modern, cutting-edge products. You’ll be involved in projects from early prototyping to final production and collaborate across multiple teams and domains.

Learn More About Codasip

• Codasip RISC V Processor Solutions
• Design for differentiation: architecture licenses in RISC‑V
• Scaling is Failing – Dr. Ron Black, CEO, Codasip
• Codasip Labs to accelerate advanced technologies

We’re passionate about RISC-V and the future of custom compute. If you are too—apply now !

Seniority level

• Mid-Senior level

Employment type

• Full-time

Job function

• IT Services and IT Consulting

Referrals increase your chances of interviewing at Codasip by 2x.

Sign in to set job alerts for “Senior Design Engineer” roles.

#J-18808-Ljbffr