Lead Real-Time Digital Systems & Hardware-in-the-Loop (HIL) Testbed Engineer

Lead Real-Time Digital Systems & Hardware-in-the-Loop (HIL) Testbed Engineer

We are seeking a Lead Real-Time Digital Systems & Hardware-in-the-Loop (HIL) Testbed Engineer to support the development of an advanced End-to-End (E2E) Verification and Validation (V&V) environment for next‑generation Earth Observation (EO) and Satellite Communication (Sat Com) systems.

We’ll get to the point; we’ll tell you what’s not on the web. If you want to know more about us go to GMV website.

What challenge will you be taking on?

In our team, you will contribute to the development of a digital experimentation and validation platform for integrating, testing, and assessing interoperable EO/Sat Com architectures, hybrid RF/optical communications, advanced payload processing, and resource optimization capabilities.

Your main tasks will be

• Lead the design, development, and integration of real‑time digital processing capabilities within an End‑to‑End Verification & Validation environment.
• Design and implement Hardware‑in‑the‑Loop (HIL) infrastructures for validating EO and Sat Com subsystems under representative operational conditions.
• Develop high‑performance digital processing architectures and hardware acceleration solutions for communications, signal processing, and payload processing applications.
• Implement real‑time satellite channel emulation, including propagation effects, Doppler, fading, delays, and link impairments.
• Design and optimize high‑throughput data transport architectures using modern communication interfaces and heterogeneous computing platforms.
• Integrate RF, optical, networking, software‑defined radio (SDR), GPU/DPU, and digital processing technologies into a unified validation framework.
• Define and execute verification and validation campaigns, including interoperability, performance, throughput, and end‑to‑end service validation.
• Develop automated test frameworks, analysis tools, and continuous integration workflows to enable efficient and repeatable testing.
• Drive the technical evolution of the platform and contribute to technology maturation towards TRL 4–5.
• Coordinate technical activities, prepare project documentation, and collaborate with industrial partners and institutional stakeholders.

What do we need in our team?

We are looking for experienced professionals in Electrical Engineering, Telecommunications, Computer Engineering, Physics, or a related discipline, with a strong background in real‑time digital systems, FPGA development, and satellite communications.

Here is what we are looking for

• Master’s degree or Ph. D. in Electrical Engineering, Telecommunications Engineering, Computer Engineering, Physics, or a related field.
• Strong experience in real‑time digital systems design, hardware acceleration, and FPGA development using VHDL, Verilog, or System Verilog.
• Hands‑on experience with AMD/Xilinx (Ultra Scale+, RFSo C, Versal) and/or Intel Agilex devices and associated development toolchains.
• Solid knowledge of digital communications, signal processing, and satellite communication systems.
• Experience with high‑speed digital interfaces and interconnect technologies (e. g. PCIe, Ethernet, JESD204, DMA architectures, high‑speed serial transceivers).
• Proficiency in Python and/or MATLAB for test automation, data analysis, and verification.
• Experience in system integration, debugging, and verification of complex hardware/software systems.
• Familiarity with laboratory test and measurement equipment, including oscilloscopes, signal and spectrum analyzers, vector signal analyzers, and logic analyzers.
• Strong analytical and problem‑solving skills, with the ability to work effectively in multidisciplinary engineering teams.
• Excellent communication skills and a proactive, collaborative mindset.

We will also value previous experience, and knowledge in

• Hardware‑in‑the‑Loop (HIL), digital twins, or real‑time simulation environments. Knowledge of Earth Observation mission architectures and payload processing chains.
• RF/optical communication systems and optical ground station technologies.
• SDR‑based communication systems and software‑defined networking.
• Knowledge of CCSDS standards, Delay/Disruption Tolerant Networking (DTN), and next‑generation satellite networking concepts.
• Familiarity with GPU‑ and DPU‑based acceleration technologies, Smart NICs, and heterogeneous computing architectures.
• Experience with embedded Linux, ARM‑based processing systems, and hardware/software co‑design methodologies.
• Knowledge of AI/ML acceleration for communication, networking, or payload processing applications.
• Experience in ESA, Horizon Europe, institutional space, telecommunications, or advanced R&D projects.
• Familiarity with cloud‑native processing environments, orchestration frameworks, and distributed digital infrastructures supporting future space systems.

What do we offer?

• Hybrid working model and 4 weeks per year of teleworking outside your usual geographical area.
• Flexible start and finish times, and intensive working hours Fridays and in summer.
• Personalized career plan development, training and language learning support.
• National and international mobility. If you come from another country, we can offer you a relocation package.
• Competitive compensation with ongoing reviews, flexible compensation and discount on brands.
• Wellbeing program: Health, dental and accident insurance; free fruit and coffee, physical, mental and financial health training, and much more.
• In our recruitment processes you will always have telephone and personal contact, face‑to‑face or online, with our talent acquisition team.

In addition, bank transfers and bank cards will never be requested.

If you are contacted through any other process, please write to our team at privacy@gmv. com.

• We promote equal opportunities in recruitment, and we are committed to inclusion and diversity.

If you have any questions please do not hesitate to contact Konstantin Uhl, in charge of this vacancy.

• Konstantin Uhl
• #J-18808-Ljbffr