Design Verification Engineer

Design Verification Engineer

Vollzeit Homeoffice möglich
J

Develop and maintain SystemVerilog/UVM verification environments for SerDes and PHY blocks
Write testbenches, functional coverage models, and assertions
Run simulations, analyze failures, and debug both RTL and testbench issues
Collaborate with design, architecture, and analog teams on block-level and top-level verification
Verify high-speed SerDes IP used in PCIe, Ethernet, and other industry-standard interfaces

Requirements

  • BSc in Electrical Engineering, Computer Engineering, or equivalent
  • 0-5 years of experience in digital design or verification (internships, academic projects, or industry)
  • Working knowledge of SystemVerilog and basic familiarity with UVM concepts
  • Solid digital design fundamentals: synchronous logic, FSMs, pipelining, clock domain crossing
  • Strong analytical and debug mindset - you enjoy getting to the bottom of a problem
  • Good communication skills in English (spoken and written)
  • Candidates should preferably be able to reside in Iași

Core Competencies

Demonstrates expertise in developing and maintaining SystemVerilog/UVM verification environments, with a strong foundation in digital design principles and the ability to analyze and debug complex issues. Effective collaboration with cross-functional teams and strong communication skills in English are essential.

Highest-signal resume keywords

  • SystemVerilog
  • UVM
  • Digital Design Fundamentals
  • Analytical Mindset
  • Communication Skills

Hard Skills

  • Testbench Development
  • Functional Coverage Models
  • Assertions
  • Simulation Analysis
  • Debugging RTL Issues
  • Synchronous Logic
  • Finite State Machines
  • Pipelining
  • Clock Domain Crossing

Soft Skills

  • Analytical Thinking
  • Problem Solving
  • Collaboration

Certifications & Qualifications

  • BSc in Electrical Engineering
  • BSc in Computer Engineering

Industry Keywords

  • SerDes
  • PHY Blocks
  • PCIe
  • Ethernet
  • Verification Environment

#J-18808-Ljbffr

Design Verification Engineer Arbeitgeber: Jobtailor

Als Front Office Supervisor in unserem dynamischen Team bieten wir Ihnen die Möglichkeit, in einem unterstützenden und freundlichen Arbeitsumfeld zu wachsen. Wir legen großen Wert auf die berufliche Entwicklung unserer Mitarbeiter und bieten regelmäßige Schulungen sowie die Chance, Verantwortung zu übernehmen. Unsere Lage ermöglicht es Ihnen, Teil einer lebendigen Gemeinschaft zu sein, während Sie gleichzeitig die Standards unseres Franchise-Partners einhalten und unseren Gästen einen unvergesslichen Aufenthalt bieten.

J

Kontaktdaten:

Jobtailor Recruiting-Team